

BLANK PAGE



Indian Standard

SPECIFICATION FOR PRINTED WIRING BOARDS

PART 2 SINGLE AND DOUBLE SIDED PRINTED BOARDS WITH PLAIN HOLES

UDC 621:3:049:75



@ Copyright 1984

INDIAN STANDARDS INSTITUTION MANAK BHAVAN, 9 BAHADUR SHAH ZAFAR MARG NEW DELHI 110002

Indian Standard

SPECIFICATION FOR PRINTED WIRING BOARDS

SINGLE AND DOUBLE SIDED PRINTED BOARDS WITH PLAIN HOLES

Printed Circuits Sectional Committee, LTDC 17

Chairman

Representing

DR J. VAID

Peico Electronics & Electricals Ltd, Bombay

Members

SHRI M. A. GODBOLE (Alternate to

Dr J. Vaid)

DR P. K. ADITYA

SHRI K. B. AGGARWAL

SHRI R. K. CHAKRAVARTI (Alternate)

SHRI T. C. GOSALIA

SHRI P. D. KHANNA

SHRI H. S. GREWAL (Alternate)

LT-COL G. R. MALHAN SHRI S. G. ADKAR (Alternate)

SHRI N. S. MATHUR

DR U. K. RATHI (Alternate)

Shri K. Nagesh SHRI S. W. PATWARDHAN

SHRI V. K. HINGNE (Alternate)

SHRI K. RADHAKRISHNAN SHRI P. VAZIR KHAN (Alternate)

SHRI V. RAMASWAMY SHRI J. DEVGAN (Alternate)

REPRESENTATIVE

REPRESENTATIVE

SHRI P. K. SINGH DR N. SRIBAM

SHRI H. S. VINEKAR (Alternate)

Electronics Test Development Centre, Chandigarh

Department of Electronics, New Delhi

Electronics Component Industries Association (ELCINA), New Delhi Directorate General of Civil Aviation, New Delhi

Ministry of Defence (DGI)

Pratap Rajasthan Copper Foils and Laminates Ltd, Jaipur

Bharat Electronics Ltd, Bangalore
The Formica India Division (The Bombay Burmah Trading Corporation Ltd), Pune

Rao Insulating Co Pvt Ltd, Bangalore

Hindustan Aeronautics Ltd, Hyderabad

Hi Q Electronics, Bangalore

Research Designs & Standards Organization

(RDSO), Lucknow Electronics Corporation of India, Hyderabad

Bakelite Hylam Ltd, Hyderabad

(Continued on page 2)

Copyright 1984 INDIAN STANDARDS INSTITUTION

This publication is protected under the Indian Copyright Act (XIV of 1957) and reproduction in whole or in part by any means except with written permission of the publisher shall be deemed to be an infringement of copyright under the said Act.

IS: 7405 (Part 2) - 1984

(Continued from page 1)

Members

Representing

SHRI R. P. SUBBAMANIAM
SHRI M. S. JAYSIMHA (Alternate)

SHRI A. SUNDRA BABU
SHRI K. C. CHHABRA (Alternate)

SHRI A. P. VASUDEVAN
SHRI K. P. KARNATH (Alternate)

SHRI VIJAY KUMAR
SHRI VINAY TOPA (Alternate)

SHRI S. N. VYAS
BHABA Atomic Research Centre, Bombay
Director (Electronics)

Secretary
Shri A.S. Rawat
Deputy Director (Electronics), ISI

Indian Standard

SPECIFICATION FOR PRINTED WIRING BOARDS

PART 2 SINGLE AND DOUBLE SIDED PRINTED BOARDS WITH PLAIN HOLES

0. FOREWORD

- **0.1** This Indian Standard (Part 2) was adopted by the Indian Standards Institution on 1 June 1984, after the draft finalized by the Printed Circuits Sectional Committee had been approved by the Electronics and Telecommunication Division Council.
- 0.2 This standard is one of the series of Indian Standards which deals with the various types of finished printed wiring boards. The series is divided into separate parts covering information for the designer, recommendations for the users including test methods and requirements for the various types of printed wiring boards, for example, single-and double-sided, multilayer and flexible printed wiring boards. This standard is applicable to single- and double-sided printed wiring boards with plain holes irrespective of their method of manufacture.
- 0.3 Assistance has been drawn in preparation of this standard from IEC Pub 326-4 (1980) Printed boards Part 4: Specification for single and double sided printed boards with plain holes, issued by the International Electrotechnical Commission (IEC).
- 0.4 For the purpose of deciding whether a particular requirement of this standard is complied with, the final value, observed or calculated, expressing the result of a test, shall be rounded off in accordance with IS: 2-1960*. The number of significant places retained in the rounded off value should be the same as that of the specified value in this standard.

1. SCOPE

1.1 This standard (Part 2) specifies the characteristics to be assessed and the requirements for single- and double-sided boards with plain holes,

^{*}Rules for rounding off numerical values (revised).

IS: 7405 (Part 2) - 1984

irrespective of their method of manufacture.

NOTE — It is intended as a basis on which agreements between the purchaser and the vendor may be made. The term 'detail specification' used in the standard refers to such agreements.

2. TERMINOLOGY

2.1 For the purpose of this standard, the terms and definitions as given in IS: 1885 (Part 6)-1978* shall apply.

3. MATERIAL

3.1 The printed wiring boards shall be manufactured from materials specified in detail specification and shall conform to relevant Indian Standard.

4. CATEGORY

4.1 The category of the printed wiring boards shall be specified in terms of environmental severities it shall have to withstand in the detail specification. The recommendations as laid down in IS: 10424-1982† may be followed in this regard.

5. MARKING

- 5.1 The marking shall be in accordance with 5 of IS: 7405 (Part 1)-1983...
- 5.2 Additional marking required, if any, shall be specified in the detail specification.

6. CLASSIFICATION OF TESTS

- 6.1 All the tests as given in Table 1 shall constitute type tests. Additional tests as given in Table 2 shall also be carried out if specified in detail specification. Tables 1 and 2 are not intended to prescribe a test sequence. The test may be carried out in any sequence unless otherwise specified in the detail specification. The number of samples shall also be specified in the detail specification.
- 6.2 The acceptance tests and routine tests shall be specified in the detail specification. The sampling plan and acceptance criterion shall be stipulated in the contract or order.

^{*}Electrotechnical vocabulary: Part 6 Printed circuits.


[†]Guide for design and use of printed wiring boards.

[‡]Printed wiring boards: Part 1 General requirements and tests.

7. TEST SPECIMEN

7.1 As specified in 6.1 and 7.2 of IS: 7405 (Part 1)-1983* the test shall be carried out on production boards unless otherwise specified.

Where the use of test coupons is agreed, they shall be prepared in accordance with 7.2 of IS: 7405 (Part 1)-1983*. A suitable test pattern is shown in Fig. 1.



UNLESS OTHERWISE SPECIFIED, ALL HOLES 0-8 mm DIAMETER.

All dimensions in millimetres.

Fig. 1 Composite Test Pattern

7.1.1 The composite test pattern of Fig. 1 permits the majority of type approval tests to be carried out on a test board/test coupon. Using the single test specimens, the following tests can be carried out:

Specimen A: Solderability of lands Specimen E: Insulation resistance Specimen F: Conductor definition

Specimen G: Peel strength

Printed wiring boards: Part 1 General requirements and tests.

IS: 7405 (Part 2) - 1984

Specimen H: Solderability of surface conductors

Specimen J: Pull-off strength of lands with plain holes

Specimen K: Plating finishes

8. REQUIREMENTS AND TESTS

8.1 The tests and requirements for single-and double-sided printed wiring boards shall be as specified below in Tables 1 and 2. Table 1 specifies the basic characteristics but additional characteristics may be required and shall be selected from Table 2.

	TABLE 1 BASIC CHARACTERISTICS (Clauses 6.1 and 8.1)					
SL No.	Characteristic	TEST No. of IS: 7405 (PART I)- 1983*	SPECIMEN OF COM- POSITE TEST PATTERN	REQUIREMENTS	REMARKS	
(1)	(2)	(3)	. (4)	(5)	(6)	
I.	VISUAL EXAMINATIO	N				
	a) Conformity, identification	1		Pattern marking, identi- fication and material finishes shall comply with the detail specifi- cation. There shall be no apparent defects		
	b) Appearance ar workmanship		omplete omposite est pattern	The boards shall appear to have been processed in a careful and work- manlike manner, in accordance with good current practice		
	c) Conductor defects) 1b		There shall be no cracks or breaks. Imperfections such as voids or edge defects are permissible, provided the conductor width or the leakage path between conductors is not reduced by more than specified in the detail specification, for example, 20 or 35 percent	this shall be verified by dimer	
•	General requireme	ents and m	ethods of te	st.	(Continued)	

TABLE 1 BASIC CHARACTERISTICS - Contd

St No.	CHARACTERISTIC	TEST No. of IS: 7405 (PART 1)-1983*	MEN OF Compo-	REQUIREMENTS	Remarks
(1)	(2)	(3)	(4)	(5)	(6)
	d) Particles between conductors	1 b or 1	c F	Residual metallic particles are permissible provided the leakage path is not reduced by more than 20 percent or to less than the distance required for the circuit voltages	Where necessary, this shall be verified by dimensional examination, using Test 2a
11.	DIMENSIONAL EXAMINATION				
	a) Board dimen- sions	2		Dimensions and tole- rances shall comply with the detail specifi- cation	
				The nominal board thickness shall comply with the detail specifi- cation	
	b) Board thickness in the zone of edge boards contacts	2	K	The total board thick- ness and the tolerances shall comply with the detail specification	
	c) Holes	2		Nominal diameter and tolerances of mounting holes and of component holes shall comply with the detail specification	
	d) Slots, notches	2		The dimensions shall comply with the detail specification	

*General requirements and methods of test.

TABLE 1 BASIC CHARACTERISTICS - Contd

SL CHARACTERISTIC No.	TEST NO. OF IS: 7405 (PART 1)- 1983*	SPECI- MEN OF COMPO- SITE TEST PATTERN	REQUIREMENTS	Remarks
(1) (2)	(3)	(4)	(5)	(6)
e) Conductor width	2		The width shall comply with any specific di- mensions given in the detail specification	
	c	omplete composite est cattern	Imperfections such as voids or edge defects are permissible provided the conductor width is not reduced more than specification, for example, 20 or 35 percent. The length L of a defect shall not be greater than the conductor width S or 5 mm, whichever is the smaller (see figure)	
	· · ·		§ S	
. '	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		S S	
f) Spacing between conductors	n 2	F	The spacing shall comply with any specific dimensions given in the detail specification	

^{*}General requirements and methods of test.

	TABL	E 1 BAS	IC CHAI	RACTERISTICS — Gontd	
Sı C No.	CHARACTEBISTIC	TEST No. of IS: 7405 (PABT 1)- 1983*	SPECI- MEN OF COMPO- SITE TEST PATTERN	REQUIREMENTS	Remarks
1)	(2)	(3)	(4)	(5)	(6)
g)	Misalignment of hole and land	1a, 2a }	Com- plete com- posite	There shall be no in- terruption of the land. There shall be no breakout at the junc- tion of the land and the conductor	
h)	Positional tole- rances of hole centres		test pattern	The hole centres shall be within any devia- tion specified in the detail specification	
II. E	LECTRICAL TE	ST			
	Insulation resistance	6a 18a]	Е	The insulation resis- tance shall comply with the detail specifi- cation	tance shall l
1)	Preconditioning	ļ	,		
ii)	Measurement at standard atmos- pheric conditions	6 a			
iii)	Conditioning as specified in IS: 9000 (Part 4)-1979† or IS: 9000 (Part 6)-1978†	\			Applicable conditioning to less specified in the detail specification
iv)	Measurement at elevated temperature	6a			
	eneral requiremen				
†Ba	Part 4 Damp hea	at (steady	state).	for electronic and electric	al items:
	Part 6 Composite	e temperat	ure/numic	ity cyclic test.	(0 - 1

REQUIREMENTS (5) de peel strength shall comply with the detail secification de land shall not become detached during oldering operation. The pull-off strength	Remarks
e peel strength shall perification e land shall not become detached during oldering operation. The pull-off strength	(6)
e land shall not be- come detached during oldering operation. The pull-off strength	
e land shall not be- come detached during oldering operation. The pull-off strength	
e land shall not be- come detached during oldering operation. The pull-off strength	
e land shall not be- ome detached during oldering operation. The pull-off strength	
ome detached during oldering operation. The pull-off strength	
ome detached during oldering operation. The pull-off strength	
hall be not less than he value specified in he detail specification	
·	
vidence of plating dhering to the tape after removal from the conductor, other than that resulting from	
omply with the detail	
	evidence of plating dhering to the tape after removal from the conductor, other than that resulting from overhang the thickness shall comply with the detail pecification

	TABLE 1 BASIC CHARACTERISTICS Contd				
SL No.	CHARACTERISTIC	TEST No. of IS: 7405 (Part 1) 1983*		Requirements	Remarks
(1)	(2)	(3)	(4)	(5)	(6)
	b) Solderability	14a	Н, А	The conductors shall be covered with a smooth and bright solder coating with not more than 5 percent approx of scattered imperfections such as pinholes and unwetted or dewetted areas. The imperfections shall not be concentrated in one area	
	i) When the use of a non activated flux is stipulated in contract or order				Non-activated flux as specified in IS: 9000 (Part 18/Sec 3)- 1981†
	As received condition			Wetting: The specimen shall wet within 2 s. When a temporarily protective coating intended to preserve the wettability is used, the specimen shall wet within 3 s	
				Dewetting: The specimen shall remain in contact with the molten solder for between 5 and 6 s and shall not have dewetted	
		\			Applicable conditions to be specified in the detail specification

^{*}General requirements and methods of test.

†Basic environmental testing procedures for electronic and electrical items: Part 18 Solderability test, Section 3 Solderability of printed boards and metal-clad laminates.

TABLE 1 BASIC CHARACTERISTICS - Contd

SL No.	Characteristic	TEST No. of IS: 7405 (PART 1)-1983*	MEN OF COMPO-	REQUIREMENTS	Remarks
(1)	(2)	(3)	(4)	(5)	(6)
	2) After accelera- ted ageing			Wetting: The specimen shall wet within 4 s	
				Dewetting: The specimen shall remain in contact with the molten solder for between 5 and 6 s and shall not have dewetted	
	ii) When the use of an activated flux is stipulated in contract or order				Activated flux (0.2 percent) as specified in IS:9000 (Part 18/Sec 3)-1981†
	As in received condition and after accelerated ageing			For boards with or without solderable temporarily protective coating:	;
				Wetting: The specimen shall wet within 2 s	
					Applicable con- ditions to be specified in the detail specifica- tion
				Dewetting: The specimen shall remain in contact with the molten solder for between 5 and 6 s and shall not have dewetted	

^{*}General requirements and methods of test.

[†]Basic environmental testing procedures for electronic and electrical items: Part 18 Solderability test, Section 3 Solderability of printed boards and metal-clad laminates.

	TABL	E 1 BAS	IC CHAI	RACTERISTICS - Contd	
SL No.	CHARACTERISTIC	TEST No. OF IS: 7405 (PART 1) 1983*	SPECI- MEN OF COMPO- SITE TEST PATTERN	REQUIREMENTS	Remarks
(1)	(2)	(3)	(4)	(5)	(6)
	Solvent and flux	17a		No sign of:	
	resistance			 blistering or delamination, random removal of areas of resist or ink, dissolving, and substantial change in colour 	
				Accept:	
				a) markings unaffected,b) markings reduced but legible	
				Reject:	
				 a) markings illegible or destroyed, b) markings doubtfully legible, that is, possible mistaking of similar characters such as; R - P - B, E - F, C - G - O 	
	General requiremen	its and met	hods of te	st.	
	TABL	E 2 ADI	MTIONA	L CHARACTERISTICS	
	IADI	_	Clauses 6.		
SL No.	CHARACTERISTIC	TEST No.	SPECI- MEN OF COMPO-	REQUIREMENTS	REMARKS
	(2) DIMENSIONAL EXAMINATION	(3)	(4)	(5)	(6)
	a) Position of pat- tern and holes relatives to a datum reference		shods of se	The position shall comply with any specific details given in the detail specification	This is normally not measured as the important feature is the relationship between patterr and hole which controls the minimum radial land width
•	General requiremen	uis and me	rmons of te		(Continued)

	TABLE 2	ADDITIO	DNAL C	HARACTERISTICS — Cont	d
SL (No.	Characteristic	TEST No. of IS: 7405 (PART 1)-1983*		REQUIREMENTS	Remarks
(1)	(2)	(3)	(4)	(5)	(6)
	LECTRICAL ESTS				
a)	Resistance				
	Resistance of canductors	3a		The resistance shall comply with the detail specification	
b)	Current proof				
	Current proof, conductors	5b		The conductors shall not burn out (fuse) and there shall be no overheating as appa- rent by discolouration	
c)	Voltage proof	7a		There shall be no disrup- tive discharge	
d)	Frequency drift				
	Conditioning as specified in IS: 9000 (Part 9)- 1978†	8		The frequency drift shall not exceed the limits specified in the detail specification	
	IS C ELLANEOUS ESTS	•			
a)	Plating finishes				
i)	Adhesion of plat- ing, burnish method	13b		There shall be no evidence of blistering or detachment of the plating	
ii)	Porosity, gas exposure	13c]_	The requirement speci- fied in the detail	
iii)	Porosity, electrographic test	13d 13e	K	specification shall be met	
iv)	Thickness of plating (other areas than contact areas)	13 f		The thickness shall comply with the detail specification	

^{*}General requirements and methods of test.

†Basic environmental testing procedures for electronic and electrical items: Part 9 Acceleration (steady state) test.



INDIAN STANDARDS INSTITUTION

Headquarters:

Manak Bhavan,	9 Bahadur	Shah	Zafar	Marg.	NEW	DELHI	110002

Telephones: 28 60 21, 27 01 31

Telegrams: Manaksanstha

(Common to all Offices)

APPENDIX A STATE OF THE PARTY O	APPLICATION AND ADDRESS OF THE PARTY OF THE
Regional	A STATE OF THE REAL PROPERTY.
医电影 医动物动物 化多分子的 化苯	
	Million of a later to the state of the

Telephone

"Western: Manakalaya, E9 MIDC, Marol, Andheri (East), BOMBAY 400093 6 32 92 95

†Eastern : 1/14 C.I.T. Scheme VII M, V.I.P. Road, Maniktola,

36 24 99

CALCUTTA 700054

Southern : C.I.T. Campus, MADRAS 600113

41 24 42

Northern : B69 Phase VII, Industrial Focal Point,

8 73 28

S.A.S. NAGAR 160051 (Punjab)

Branch Offices:

'Pushpak', Nurmohamed Shaikh Marg, Khanpur, AHMADABAD 380001	2 63 48
'F' Block, Unity Bldg, Narasimharaja Square, BANGALORE 560002	22 48 05
Gangotri Complex, Bhadbhada Road, T. T. Nagar, BHOPAL 462003	8 27 16
22E Kalpana Area, BHUBANESHWAR 751014	5 36 27
5-8-56C L, N. Gupta Marg, HYDERABAD 500001	22 10 83
R14 Yudhister Marg, C Scheme, JAIPUR 302005	6 98 32
117/418 B Sarvodaya Nagar, KANPUR 208005	4 72 92
Patiliputra Industrial Estate, PATNA 800013	6 23 05
Hantex Bidg (2nd Floor), Rly Station Road, TRIVANDRUM 695001	32 27

Inspection Office (With Sale Point):

Institution of Engineers (India) Building, 1332 Shivaji Nagar, PUNE 411005 5 24 35

*Sales Office in	Bombay is at	Novelty	Chambers,	Grant Road,
Bombay 400007				

89 65 28

†Sales Office in Calcutta is at 5 Chowringhee Approach, P.O. Princep Street, Calcutta 700072

27 68 00